To overcome the problems of fabricating a practical cryostat that contains a large number of semiconductor detectors and the electronics associated with a high resolution spectrometer system has required a number of significant technological developments. These problems and our corresponding solutions are presented.
Introduction
The problems and solutions discussed below arose during the design and building of a spectrometer containing a 4 x 4 array of high-purity germanium detector elements1 that will be used in conjunction with a conventional NaI scintillation camera. This spectrometer, shown in Fig. 1 , is a forerunner of a proposed system that will contain upwards of 1000 highpurity Ge detector elements. Details of this application have been discussed2,3. For our present purpose a requirement is for excellent resoution and the potential for high rate operation. These factors largely eliminate the use of matrix readout schemes and necessitate the use of one preamplifier per detector element. Since the technology developed should be applicable to a wide range of both cooled and uncooled multi-detector systems, this paper will treat these developments in general terms, although reference will continually be made to the 4 x Figure 4 shows these two printed circuit boards bonded together with Lusol CK-A-12 epoxy. This vacuum seal is illustrated as part of the cross-sectional view of the cryostat shown in Figure 5 . One of these circuit boards also serves as the "mother board" into which are plugged the 16 preamplifiers just external to the vacuum chamber. Voltage rails, signal grounds and output signals for these preamplifiers are provided by two ten-coaxial ribbon cables which are mechanically and electrically terminated on this same "mother board".
If more feed-throughs are required than can be accumulated on the present two-board composite, additional layers can be added. PROBLEM AND SOLUTION: To satisfy the need for miniaturized preamplifiers that are geometrically compatible with large detector arrays a small, 4.3 cm x 3.3 cm x 1 cm low-noise preamplifier was developed. Figure 6 is a photograph of this preamplifier. All the transistors, both field-effect and bipolar, are in SOT-23 packages. Resistors are 1/8 W. Conventional capacitors are used throughout. Two simple feedback loops are used in the preamplifier. The first is charge-sensitive and utilizes a resistive charge restoration. For simplicity the second loop is an inverting stage with a gain of five, capable of driving coaxial cable. The two loops are dc coupled.
The noise performance of these miniaturized preamplifiers was found to be identical to that of conventional, high-quality preamplifiers when the input FET was operated under low power conditions. These miniaturized preamplifiers have already found use in a wide variety of applications.
PROBLEM AND SOLUTION:
To satisfy the need for highquality linear pulse shaping amplifiers at a cost compatible with large detector arrays, a NIM module containing 8 shaping amplifiers was developed. The block diagram of the amplifier is shown in Fig. 7 Flat ten-coaxial mass terminated cables are used at the input and output of each 8-channel amplifier module. The input coaxial cable also supplies two dc rails (* 24 V) to the preamplifiers. While these amplifiers were developed specifically for the 4 x 4 array they can also be used when the much larger array is built. Additional features of these amplifiers include adjustable gain from x18 to x400, adjustable pole-zero compensation and output dc zero control.
Logic Unit for the 4 x 4 Array
Although this unit was developed to satisfy the particular logic requirements of the signals from the 4 x 4 array and does not fall in the class of general developments discussed previously, it is mentioned here for completeness. The use of this logic unit is also discussed in another paper in this volume4.
A block diagram of the logic unit is shown in Fig. 8 . The signals from the amplifiers are sent to the preprocessing logic unit and then the corresponding digital signals are sent on to a computer for final analysis. The logic unit contains 16 channels of zero crossing discriminators, upper and lower level discriminators, adjustable delay and 6 bit, 100 ns flash ADCs. The zero crossing signals provide timing information from the Ge detectors which are used to strobe the energy signals into the flash ADCs. Timing walk of the zero crossing discriminator over the energy range of 2 to 50 keV was only a few ns. The timing signals are combined in a 16 input to 4 bit output encoder that provides the address of the detector element. A greater than one circuit rejects events when more than one detector element receives simultaneous signals. The ORed output from the encoder is used in coincidence with a timing signal from the Nal scintillator. Energy signals from the Ge and Nal detectors in coincidence are digitally added and a logic signal is produced when the sum signal falls within a preset energy window. The logic signal, the energy signal from the Ge detector element, and detector element number are sent to a computer for further processing.
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